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FUZZY AND NEURAL NET PROCESSOR AND ITS PROGRAMMING ENVIRONMENT
Abstract
The fuzzy logic inference processor (FLIP) is a slave processor designed to
speed rule evaluation in high-speed, real-time oriented expert systems. It
interfaces easily as a slave processor to standard microprocessors and
microcontrollers, and is capable of operating without intervention from the
host system. The FLIP device is capable of inferencing using two distinct
paradigms: fuzzy and neural. The fuzzy paradigm grades the observation
values as to their degree of support of the premise, then weighs and merges
conclusions based upon the degree of support each premise receives. The
neural paradigm weighs each of the inputs, sums all of the weighted inputs,
then applies a transfer function to derive the output. Any combination of
these paradigms may be included in a knowledge base. The software system to
support the development of fuzzy logic system or neural net descriptions for
the FLIP is also under development. This user friendly software interfaces
FLIP for evaluation of fuzzy and neural systems, allowing considerable
f l e x i b i l i t y in developing rules and rule evaluations with capacity for trace
and truth maintenance. Use of symbolic representation and "human
definitions" greatly s i m p l i f i e s the job of knowledge acquisition.
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Up to 256 Inputs and Outpu
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Processes up to 16 Neuron
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Transfer Function User Defi
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